Accessing Manufacturing Yield for Gamma Wafer Sawing Processes in COG Packaging
نویسندگان
چکیده
منابع مشابه
A Neural-Network Approach for Semiconductor Wafer Post-Sawing Inspection
Semiconductor wafer post-sawing requires full inspection to assure defect-free outgoing dies. A defect problem is usually identified through visual judgment by the aid of a scanning electron microscope. By this means, potential misjudgment may be introduced into the inspection process due to human fatigue. In addition, the full inspection process can incur significant personnel costs. This rese...
متن کاملScheduling of Wafer Test Processes in Semiconductor Manufacturing
Scheduling is one of the most important issues in the planning of manufacturing systems. This research focuses on solving the test scheduling problem which arises in semiconductor manufacturing. Semiconductor wafer devices undergo a series of test processes conducted on computer-controlled test stations at various temperatures. A test process consists of both setup operations and processing ope...
متن کاملWafer-Level Packaging For RF Passive Integration
Wafer-level packaging (WLP) technology offers novel opportunities for the realisation of highquality on-chip passives needed in RF front-ends. IMEC proposes thin-film WLP technology in combination with 90nm CMOS as a cost-effective approach to integrate RF and microwave systems. The potential of this technology is assessed by means of two demonstrator sub-circuits: a low-power voltage-controlle...
متن کاملMicromachined Flexible Interconnect for Wafer Level Packaging
Wafer Level Packaging (WLP) of microelectronic circuitry, in which critical package elements are formed on the silicon wafer prior to dicing, has several advantages over conventional packaging techniques, such as one-step testability of multiple chips on a silicon wafer prior to dicing, and the possibility of high input-output (I/O) density. One of the critical elements of WLP is the interconne...
متن کاملWafer Bonding Techniques for Microsystem Packaging
In this paper, the development of wafer bonding techniques of the most frequently used materials Si-to-glass, glass-to-glass and Si-to-Si is reported. To improve the bond quality of Si-to-glass and make glass-to-glass bonding viable at bonding temperatures less than 300 C, a hydrogen-free amorphous silicon layer of 20-100 nm thickness is deposited as an intermediate layer. For Si-to-glass bondi...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Components, Packaging and Manufacturing Technology
سال: 2011
ISSN: 2156-3950,2156-3985
DOI: 10.1109/tcpmt.2011.2134853